

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G06F 15/177</b>		A1	(11) International Publication Number: <b>WO 97/12329</b>
			(43) International Publication Date: 3 April 1997 (03.04.97)
(21) International Application Number: <b>PCT/US96/15485</b>		(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 26 September 1996 (26.09.96)			
(30) Priority Data: 08/537,146 29 September 1995 (29.09.95) US			
(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).			
(72) Inventors; and (75) Inventors/Applicants (for US only): REINHARDT, Dennis [US/US]; 3440 Kenneth Drive, Palo Alto, CA 94303 (US). BHAT, Ketan [IN/US]; 1555 W. Middlefield #G5, Mountain View, CA 94043 (US). JACKSON, Robert, T. [GB/US]; 419-15 Camille Circle, San Jose, CA 95134 (US). SENYK, Borys [US/US]; 1020 Polk Lane, San Jose, CA 95117 (US). MATTER, Eugene, P. [US/US]; 103 Big Valley Court, Folsom, CA 95630 (US). GUNTHER, Stephen, H. [US/US]; 103 Mannock Court, Folsom, CA 95630 (US).		Published With international search report. With amended claims.	
(74) Agents: SCHAAL, William, W. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).			
(54) Title: AN APPARATUS AND METHOD FOR REDUCING POWER CONSUMPTION THROUGH BOTH VOLTAGE AND FREQUENCY SCALING			
(57) Abstract			
<p>A power control circuit and corresponding technique for reducing power consumption by an electronic device and thereby increasing performance. The power control circuit comprises a controller (120), a clock generation circuit (160) and a power supply circuit (170). The controller (120) detects whether a condition exists to scale the voltage and frequency of the electronic device and in response, signals the clock generation circuit (160) to perform frequency scaling on the electronic device and the power supply circuit (170) to perform voltage scaling on the electronic device. The condition may include a situation where the temperature of the electronic device is detected to have exceeded a thermal band. The condition may also include a situation where the electronic device is detected to be idle for a selected percentage of its run time.</p>			

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

**AN APPARATUS AND METHOD FOR  
REDUCING POWER CONSUMPTION  
THROUGH BOTH VOLTAGE AND  
FREQUENCY SCALING  
BACKGROUND OF THE INVENTION**

**1. Field of the Invention**

The present invention relates to the field of electronic devices. More particularly, the present invention relates to reducing power consumption by an electronic device through voltage and frequency scaling.

**2. Description of Art Related to the Invention**

Over the last few years, there have been many advances in semiconductor technology which have resulted in the development of improved electronic devices having integrated circuits operating at higher frequencies and supporting additional and/or enhanced features. While these advances have enabled hardware manufacturers to design and build faster and more sophisticated hardware products (e.g., computers, peripheral devices, etc.), they have also imposed a disadvantage primarily experienced by battery-powered laptop or notebook style computers. In particular, these improved electronic devices consume more power and dissipate more heat as a by-product than those past generation electronic devices.

It is well-known that modern battery-powered laptop computers place a high premium on reducing power consumption because such reduction extends its battery life. Currently, one primary technique to reduce power consumption of laptop computers is to lower the frequency of the clocking signal supplied to one of its electronic devices, namely its central processing unit ("CPU"). This technique (referred to herein as "frequency reduction") usually is

-2-

accomplished by dividing the clocking signal supplied to the CPU (i.e., the CPU clock) or, in the alternative, halting the clocking signal for brief time intervals so that the average operating frequency is reduced.

Referring to Figure 1, a graph illustrating power savings realized by any electronic device based on the conventional frequency reduction technique is shown. It is well-known that electronic devices, in general, are designed to operate within a specific voltage range. This frequency range 10 is represented as being between points A and B, where point A represents the minimum frequency required for the electronic device to operate and point B represents the maximum frequency that the electronic device can support. In theory, power is directly proportional to frequency as presented herein. Thus, as shown through points C and D, a reduction in the operating frequency of the electronic device by ten percent (10%) will reduce its total power consumption by ten percent (10%) from P1 to P2. Of course, true power savings are not exactly proportional to frequency reduction because most every hardware product is implemented with electronic devices which consume power but are frequency-independent (e.g., displays for computer systems).

This conventional frequency reduction technique imposes a number of disadvantages. One paramount disadvantage is that the frequency reduction offers minimal conservation of battery life because the amount of energy required by the electronic device undergoing frequency reduction to perform a certain task can remain constant. In some situations, depending on the chosen configuration between frequency-dependent and frequency independent devices within a product like a laptop computer, frequency reduction may adversely effect battery life conservation. This is largely due to the fact that the electronic device, while operating at a slower frequency, requires extra operating time to complete the task. As a result, this extra operating time causes the frequency-independent devices within the product to consume more energy which, in some cases, will exceed

-3-

any energy savings realized by reduced the operating frequency of the electronic device.

Hence, it is desirous to create a power control circuit and develop a technique for reducing power consumption which can be utilized by any type of electronic device, especially microprocessors, to more effectively reduce its power consumption without substantially mitigating performance.

Another advantage provided by the power control circuit is that it encourages the implementation of full-frequency, full-voltage electronic devices within power sensitive hardware products rather than configuring the electronic device to function if a worst-case condition occurs. Instead, the electronic device relies on voltage and frequency scaling to dynamically configure the electronic device based on its various conditions at the time. Thus, the overall performance of the product implementing the electronic device is enhanced.

Yet another advantage is to enable companies to reduce their inventories of electronic devices dedicated to either laptop or desktop systems by eliminating the need for electronic devices calibrated to have a specific voltage and operating frequency, but rather dynamically calibrating the voltage and frequency of the electronic device based on the current conditions experienced by the electronic device.

#### **BRIEF SUMMARY OF THE INVENTION**

The present invention relates to a power control circuit and a technique for, among other things, reducing power consumption by an electronic device. The power control circuit comprises a controller, a clock generation circuit and a power supply circuit. The controller, governed by power management software, signals the power supply circuit and the clock generation circuit to perform voltage and

frequency scaling on the electronic device, provided at least one of two conditions occurs. For example, a first condition is where the temperature of the electronic device is detected to have exceeded a thermal band. A second condition is where the electronic device is detected to be idle for a selected percentage of power-on time.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

**Figure 1** is an illustrative diagram of theoretical power savings realized by a conventional frequency reduction technique.

**Figure 2a** is an illustrative diagram of the theoretical "squared" relationship between voltage and power.

**Figure 2b** is an illustrative diagram of power savings realized by an electronic device which is controlled through voltage and frequency scaling as provided by the present invention.

**Figure 3** is an illustrative block diagram of a power control circuit of the present invention employed within a standard computer system including an input/output ("I/O") controller, a clock generation circuit and a power supply circuit.

**Figure 4** is an illustrative block diagram of a plurality of registers employed within the I/O controller to store information to enable the clock generation circuit to perform frequency scaling and the power supply circuit to perform voltage scaling.

**Figure 5** illustrates the operations performed by the present invention to optimally reduce power consumption by the electronic device through voltage and frequency scaling.

### **DETAILED DESCRIPTION OF THE INVENTION**

The present invention describes a system and method for controlling power consumption of at least one electronic device through both voltage and frequency scaling. The following detailed description is presented largely in terms of graphs, block diagrams and a flowchart which collectively illustrate the present invention in detail but does not discuss well-known circuits or process steps to avoid unnecessarily obscuring the present invention. The flowchart illustrates a series of steps leading to a desired result. These steps require physical manipulations of physical quantities in the form of electrical or magnetic signals capable of being stored, transferred, combined, compared or otherwise manipulated.

Referring to Figure 2a, an illustrative graph of the relationship between voltage and power is shown. As noted in Equations 1 and 2 below, valid for many electronic devices (e.g., CMOS), theoretically, power has a "squared" law dependence with voltage which, in turn, has a generally proportional relationship with the operating frequency.

*Equation 1:*  $\text{Power} = C \times V^2 \times F \times \text{Act}$ , where

"C" = total capacitance of the electronic device;

"V" = total voltage supplied to the electronic device;

"F" = operating frequency of the electronic device; and

"Act" = percentage of gates of the electronic devices changing state for a given clock cycle.



-6-

**Equation 2:**  $V \propto F$ , where  $V_1 \geq V \geq V_2$  and  $V_1$  is the maximum operating voltage supported by the electronic device, and

$V \propto (k \times F)$ , where  $V_2 \geq V \geq V_3$  where "k" is a constant less

than one when voltage scaling is performed outside a voltage range defined below.

Equation 2 is a linearized approximation.

Thus, according to Equation 1, a ten percent decrease (10%) in voltage constitutes a nineteen percent (19%) decrease in power since  $C \times (0.90V)^2 \times F \times Act = (0.81) \times \text{Power}$ .

Referring now to Figure 2b, an illustrative graph of the power saving realized by an electronic device by performing combined voltage and frequency scaling is shown. Similar to Figure 1, the electronic device is operational within a voltage range 20 which is defined between point A (minimum operating voltage of the electronic device) and point B (maximum operating voltage). Furthermore, to be consistent with Figure 1, points C and D represent the operational frequency of the electronic device at power levels P1 and P2, respectively. Thus, in the present invention, by decreasing the operational frequency and voltage of the electronic device (at point C) by slightly more than three percent (to point D), the power consumed by the electronic device is decreased by approximately ten percent (10%) since

$$C \times (0.966V)^2 \times (0.966F) \times Act = (0.901) \times \text{Power}.$$

Clearly, while the realized power savings is generally equivalent to that obtained through the conventional frequency reduction technique, the operating frequency of the electronic device

-7-

has diminished only three percent (3%) rather than ten percent (10%). It is contemplated that voltage and frequency scaling may occur in the voltage range 20, however only frequency scaling may occur for the electronic device along a low-voltage range 30 up to point A. This is due to the fact that voltage scaling in the low-voltage range 30 would cause the electronic device to become inoperative.

Referring to Figure 3, one embodiment of a power control circuit employed within a computer system to control power consumption by an electronic device (e.g., a microprocessor) is illustrated. Although the electronic device is shown as a microprocessor because of its reputation of being one of the main power consuming chips within a computer system, the power control circuit is capable of controlling power consumption by other types of electronic devices such as controllers.

The computer system 100 comprises a central processing unit ("CPU") 110, a system controller 120, a system bus 130, thermal comparison logic 140, an input/output ("I/O") controller 150, a clock generation circuit 160 and a power supply circuit 170. After the computer system is powered-on and the user has selected a software application from main memory, mass storage memory device (e.g., IDE device) or an external disk drive to perform a certain task, the I/O controller 150 is configured by thermal management software stored within the CPU 110 to facilitate voltage and frequency scaling of the CPU 110 if at least one of two conditions occurs; namely, the temperature of the CPU 110 exceeds a thermal band or the CPU 110 is experiencing excessive idle time. The "thermal band" is represented by an absolute hardware limit (requiring immediate device shut-off if exceeded) and programmable software upper and lower limits. These software limits represent thermal limits where, if exceeded, "throttling" (i.e., decreasingly scale voltage and frequency) or "de-throttling" is recommended.

-8-

As shown, a temperature sensing component (e.g., thermistor and the like) 111 is coupled to a processor die 112 of the CPU 110 in order to monitor the temperature of the processor die 112 through thermal dissipation results, and to detect when the temperature has exceeded the thermal band. Thereafter, the temperature sensing component 111 transmits an analog signal to the thermal comparison logic 140 via control line 113. The thermal comparison logic 140 receives the analog signal and converts it into a digital signal which is input into the I/O controller 150 via a temperature control line 141. This digital signal, when asserted, indicates to the I/O controller 150 that the CPU 110 is operating at a temperature outside its thermal band. As a result, the I/O controller 150 needs to perform an operation to reduce the temperature of the processor die 112 within the CPU 110.

To reduce the temperature of the processor die 112, the I/O controller 150 programs a register 164 within the clock generation circuit 160 by propagating user-configured, programmable information stored within the I/O controller 150 into the register 164 via control line 151. The programmed information indicates how much (usually in a percentage value) the operating frequency of the clocking signal, supplied to at least the CPU 110 by the clock generation circuit 160 via clock lines 161, is to be altered. In some CPU implementations as shown, the clocking signal utilized by the system bus 130 must bear a fixed relationship with the clocking signal input into the CPU 110 (i.e., CPU clock). As a result, the clocking signals of the system controller 120 and the system bus 130 are reduced in proportion to the CPU clock. The clock generation circuit 160 monitors the value of the register 164 and appropriately modifies the frequency of the clocking signals transferred through clock lines 161-163.

After determining that the operating frequency has been reduced though any well known technique (e.g., signaling, preset delay time, etc.), the I/O controller 150 generates a voltage

modification control signal to the power supply circuit 170 via control line 152. The power supply circuit 170 includes a switching regulator 171 and a programmable regulator 172. Although not shown, the power supply circuit 170 includes a sensing circuit to indicate to the I/O controller 150 whether power is provided to the computer system 100 from a wall socket or from a battery source. The programmable regulator 172 receives the voltage modification control signal from the I/O controller 150 which indicates the amount of CPU core voltage, which is transferred to the processor die 112 by the programmable regulator 172 through power line 173, is reduced. The switching regulator 171, however, is unaffected by the voltage modification control signal and continues to provide power (3.3V, 5V, 12V, etc.) to power planes of the computer system 100.

Thus, in order to optimally diminish power consumption by the CPU 110 without disproportionate sacrifice of its speed, the CPU 110 first experiences frequency reduction and then voltage reduction. This order of scaling guarantees that the CPU 110 does not experience failure. However, it is contemplated that de-throttling the CPU 110 (i.e., increasing its voltage and frequency) requires the CPU core voltage to be appropriately increased before the operating frequency is increased.

The second condition, i.e., the CPU is experiencing excessive "idle" time, typically occurs when the computer system 100 is running a software application that does not require optimal performance of the CPU 110 such as, for example, various legacy software applications, word processing programs, etc. Thus, power consumption can be optimally reduced by monitoring the amount of idle time experienced by the CPU 110.

It is well known in the art that power management software such as Advanced Power Management ("APM") software, which is stored within the main memory of the computer system and operates transparently to the user, monitors whether the CPU 110 is idle or is

-10-

performing useful computations. When the CPU 110 is idle, the power management software in one implementation generates a HALT instruction and causes the CPU 110 to produce a halt acknowledgment cycle. The halt acknowledgment cycle is propagated through the system controller 120 onto the system bus 130. Upon detecting that the CPU 110 is producing the halt acknowledgment cycle, the I/O controller 150 sets its halt cycle detect ("HCD") storage element as shown in Figure 4. Thereafter, the power management software periodically scans the HCD storage element and in the event that the HCD storage element is set frequently (e.g., at least approximately five to ten percent 5%-10% of its run time), the computer system is throttled to perform voltage and frequency scaling. In such case, the I/O controller 150 performs the voltage and frequency scaling operations in the same manner as discussed above with respect to the first condition.

Some implementations do not generate a halt instruction but, instead, save power by other means (e.g., frequency scaling). In such cases, the HCD storage element 155 is modified in obvious ways to detect such other means.

Referring now to Figure 4, an embodiment of the I/O controller 150 is shown. The I/O controller 150 includes the HCD storage element 155, a clock speed ("CS") storage element 156 and a CPU core voltage ("CCV") storage element 157. The HCD storage element 155 preferably is a single bit register indicating dynamically how frequently the CPU is in normal or idle state. More specifically, the HCD storage element 155 is set when the CPU is idle and is reset when the CPU is in its normal operating state. Thus, power management software requests the I/O controller 150 to perform voltage and frequency scaling when the HCD storage element 155 is frequently set and return the CPU to its maximum operating frequency and corresponding voltage when the HCD storage element 155 is frequently reset.

-11-

The CS storage element 156 is configured as a "n" bit register ("n" being an arbitrary whole number) to incorporate a frequency slewing constant which is used to throttle the frequency of the CPU. This is accomplished by transferring the frequency slewing constant from the CS storage element 156 into the register 164 of the clock generation circuit. Similarly, the CCV storage element 157 is configured to incorporate a voltage slewing constant which is used to incrementally throttle the CPU core voltage provided by the power supply circuit. The voltage slewing constant is transferred into the programmable regulator of the power supply circuit as shown in Figure 3.

Referring now to Figure 5, an illustrative flowchart featuring the operational steps of the present invention is shown. In Step 200, the temperature of the electronic device is monitored to ascertain whether it has exceeded the thermal band. If the predetermined thermal threshold has been exceeded, the electronic device undergoes both voltage and frequency scaling to reduce its power consumption (Step 225) or if the imposed low thermal band is exceeded, the device is capable of operating at a higher voltage and frequency. If the electronic device has not exceeded its thermal band, a determination is made as to whether the electronic device is receiving alternating current ("AC") power from a conventional wall socket or is receiving direct current ("DC") power through a battery power supply (Step 205). If the electronic device is receiving power from the conventional wall socket, no voltage and frequency scaling is performed on the electronic device as shown in Step 230, provided the condition according to Step 200 is not met.

Alternatively, if the electronic device is receiving power from the battery power supply, a determination is required as to whether the user has enabled at least one of two power saving modes to reduce power consumption by the electronic device. The first power mode to be checked is whether the hardware product is in "De-turbo mode"

-12-

(Step 210). In De-turbo mode, the user selectively sets (in user setup) a desired operating frequency of the electronic device to be less than the maximum operating frequency. This can be performed in laptop computers by depressing a switch located on the computer. If the hardware product employing the electronic device is in De-turbo mode, the voltage and frequency of the electronic device is appropriately scaled as configured (Step 225).

However, if that hardware product is not configured to support the De-turbo mode, a second determination is made as to whether the user has enabled a second power saving mode referred to as a "Demand Non-Linear Throttling" ("DNLT") mode (Step 215). In this mode, if enabled by the user, software will transparently alter the voltage and frequency of the electronic device based on amount of idle time experienced by the electronic device (Step 225), provided the conditions associated with Steps 200 and 210 do not indicate the contrary. If the DNLT mode is disabled, no voltage and frequency scaling is performed. Otherwise, when DNLT mode is enabled and the electronic device is frequently experiencing idle time thereby indicating that the device is being utilized to its full capability, voltage and frequency scaling is performed on the electronic device until it is operating at its maximum capability (Steps 220, 225). In the event that the DNLT mode is enabled and the electronic device is operating at its full capability, no voltage and frequency scaling is performed on the electronic device (Steps 220, 230). This process is continued to monitor the electronic device to optimize its performance and especially reduce its power consumption.

The present invention described herein may be designed in many different embodiments evident to one skilled in the art than those described without departing from the spirit and scope of the present invention. The invention should, therefore, be measured in terms of the claims which follow.

-13-

**CLAIMS**

What is claimed is:

1. A power control circuit adapted for an electronic device comprising:
  - a thermal detection circuit configured to monitor a temperature of the electronic device and to produce a signal when the electronic device has exceeded a thermal band;
  - a controller, coupled to said thermal detection circuit, configured to receive said signal when the electronic device has exceeded said thermal band and to output a plurality of control signals to commence voltage and frequency scaling of the electronic device;
  - a clock generation circuit, coupled to said controller, configured to scale an operating frequency of a clocking signal supplied to at least the electronic device; and
  - a power supply circuit, coupled to said controller, configured to scale a voltage supplied to the electronic device.
2. The power control circuit according to claim 1, wherein said thermal detection circuit includes
  - a temperature sensing device coupled to the electronic device; and
  - thermal comparison logic, coupled to said temperature sensing device and said controller, to receive said signal from said temperature sensing device and to digitize said signal into a digital control signal which, when asserted, indicates that the electronic device has exceeded said thermal band.



-14-

3. The power control circuit according to claim 2, wherein said controller includes a clock speed storage element and a core voltage storage element.

4. The power control circuit according to claim 3, wherein upon receiving said asserted digital control signal, said controller transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock generation circuit causing said clock generation circuit to reduce said operating frequency of said clock signal supplied to the electronic device.

5. The power control circuit according to claim 4, wherein after reducing said operating frequency of said clocking signal supplied to said electronic device, said controller transfers a second control signal of said plurality of control signals, being the contents of said core voltage storage element, into said power supply circuit causing said power supply circuit to reduce said voltage supplied to the electronic device.

6. The power control circuit according to claim 1, wherein said controller further detects whether the electronic device is idle for at least a predetermined percentage of its run time and in response outputs said plurality of control signals to commence voltage and frequency scaling of the electronic device.

7. A power control circuit for an electronic device comprising:

control means, coupled to the electronic device, for detecting whether said electronic device is idle for a

-15-

predetermined percentage of a run-time of said electronic device and for outputting a plurality of control signals to commence voltage and frequency scaling of the electronic device when said electronic device is idle for said predetermined percentage of said run-time;

clock means, coupled to said control means, for scaling an operating frequency of a clock signal supplied to at least the electronic device; and

power means, coupled to said control means, for scaling a voltage supplied to the electronic device.

8. The power control circuit according to claim 7, wherein said control means includes a clock speed storage element, a core voltage storage element and a halt cycle detect storage element.

9. The power control circuit according to claim 8, wherein said halt cycle detect storage element is a one-bit register.

10. The power control circuit according to claim 9, wherein upon detecting said halt cycle detect storage element is set, said control means transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock means causing said clock means to reduce said operating frequency of said clock signal supplied to the electronic device and a second control signal of said plurality of control signals into said power means to reduce said voltage supplied to the electronic device.

11. The power control circuit according to claim 7 further comprising thermal detection means for monitoring a temperature of

-16-

the electronic device and to produce a signal when the electronic device has exceeded a thermal band.

12. The power control circuit according to claim 11, wherein said thermal detection means includes

sensing means, coupled to said electronic device, for sensing said temperature of the electronic device; and  
comparison means, coupled to said sensing means and said control means, for receiving an analog temperature signal from said sensing means and for digitizing said signal into a digital control signal which, when asserted, indicates that the electronic device has exceeded said thermal band.

13. The power control circuit according to claim 12, wherein upon receiving said asserted digital control signal, said control means transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock means causing said clock means to reduce said operating frequency of said clock signal supplied to the electronic device.

14. The power control circuit according to claim 13, wherein after reducing said operating frequency of said clock signal supplied to the electronic device, said control means transfers a second control signal of said plurality of control signals, being the contents of said core voltage storage element into said power supply means causing said power supply circuit to reduce said voltage supplied to the electronic device.

15. A computer system comprising:  
a processor configured to process information;

-17-

a system controller, coupled to said processor, configured to transfer said information between said processor and a system bus;

said system bus configured to transfer said information to at least one peripheral device coupled to said system bus; and

a power control circuit, coupled to at least said processor and said system bus, including

a thermal detection circuit configured to monitor a temperature of said processor and to produce a signal when said processor has exceeded a thermal band,

a controller, coupled to said thermal detection circuit, configured to receive said signal when said processor has exceeded said thermal band and to output a plurality of control signals to commence voltage and frequency scaling of the said processor,

a clock generation circuit, coupled to said controller, configured to scale an operating frequency of a clocking signal supplied to at least the electronic device, and

a power supply circuit, coupled to said controller, configured to scale a voltage supplied to the electronic device.

16. The computer system according to claim 15, wherein said thermal detection circuit of said power control circuit includes

a temperature sensing device coupled to said processor; and

thermal comparison logic, coupled to said temperature sensing device and said controller, to receive said signal from said temperature sensing device and to digitize said signal into a digital control signal which, when asserted, indicates that said processor has exceeded said thermal band.

-18-

17. The computer system according to claim 16, wherein said controller of said power control circuit includes a clock speed storage element and a core voltage storage element.

18. The computer system according to claim 17, wherein upon receiving said asserted digital control signal, said controller transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock generation circuit causing said clock generation circuit reduces said operating frequency of a clock signal supplied to said processor.

19. The power control circuit according to claim 18, wherein after reducing said operating frequency of said clock signal supplied to said processor, said controller transfers a second control signal of said plurality of control signals, being the contents of said core voltage storage element, into said power supply circuit causing said power supply circuit to reduce said voltage supplied to said processor.

20. The power control circuit according to claim 15, wherein said controller of said power control circuit further detects whether said processor is idle for at least a predetermined percentage of its run time and in response outputs said plurality of control signals to commence voltage and frequency scaling of said processor.

21. A computer system comprising  
processor means for processing information;  
bus means for transferring said information internally  
within the computer system;  
system control means for transferring said information  
between said processor means and said bus means, said system

-19-

control means is coupled to said processor means and said bus means; and

power control means for reducing power consumption by at least said processor, said power control means includes

control means, coupled to said processor means, for detecting whether said processor means is idle for a predetermined percentage of a run-time of said processor means and for outputting a plurality of control signals to commence voltage and frequency scaling of said processor means when said processor means is idle for said predetermined percentage of said run-time;

clock means, coupled to said control means, for scaling an operating frequency of a clock signal supplied to at least said processor means; and

power means, coupled to said control means, for scaling a voltage provided to said processor means.

22. The computer system according to claim 21, wherein said control means of said power control means of said power control means includes a clock speed storage element, a core voltage storage element and a halt cycle detect storage element.

23. The computer system according to claim 22, wherein said halt cycle detect storage element is a one-bit register.

24. The computer system according to claim 23, wherein upon detecting said halt cycle detect storage element is set, said control means transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock means causing said clock means to reduce said operating frequency of said clock signal supplied to said processor means and a

-20-

second control signal of said plurality of control signals into said power means to reduce said voltage supplied to the electronic device.

25. The computer system according to claim 21, wherein said power control means further comprises thermal detection means for monitoring a temperature of said processor means and to produce a signal when said processor means has exceeded a thermal band.

26. The computer system according to claim 25, wherein said thermal detection means of said power control means includes sensing means, coupled to said electronic device, for sensing said temperature of said processor means; and comparison means, coupled to said sensing means and said control means, for receiving an analog temperature signal from said sensing means and for digitizing said signal into a digital control signal which, when asserted, indicates that said processor means has exceeded said thermal band.

27. The computer system according to claim 26, wherein upon receiving said asserted digital control signal, said control means transfers a first control signal of said plurality of control signals, being the contents of said clock speed storage element, into said clock means causing said clock means to reduce said operating frequency of said clock signal supplied to said processor means.

28. The computer system according to claim 27, wherein after reducing said operating frequency of said clock signal supplied to said processor means, said control means transfers a second control signal of said plurality of control signals, being the contents of said core voltage storage element into said power supply means causing

-21-

said power supply circuit to reduce said voltage supplied to said processor means.

29. A method for control power consumption by an electronic device, the method comprising the steps of:
- determining whether a first condition exists which requires power consumption by the electronic device to be reduced;
  - scaling an operating frequency of a clocking signal supplied to the electronic device if said first condition exists; and
  - scaling a voltage supplied to the electronic device if said first condition exists.
30. The method according to claim 29, wherein said step of determining whether said first condition exists includes the step of determining whether the electronic device is operating at a temperature greater than a specific thermal band.
31. The method according to claim 30, wherein the method further comprises the step of
- determining whether the electronic device is coupled to one of a battery source and a power outlet, wherein
    - if the electronic device is coupled to said battery source,
    - determining whether the electronic device is experiencing at least a predetermined percentage of idle time compared to a run-time of the electronic device,
    - scaling said operating frequency of said clocking signal supplied to the electronic device if



-22-

the electronic device is experiencing at least said predetermined percentage of idle time, and scaling said voltage supplied to the electronic device if the electronic device is experiencing at least said predetermined percentage of idle time, and if the electronic device is coupled to said power outlet, operating the electronic device at said operating frequency and said voltage.

- 23 -

## AMENDED CLAIMS

[received by the International Bureau on 21 January 1997 (21.01.97);  
original claims 1-7, 10-21 and 24-28 amended;  
new claims 32 - 35 added; remaining claims unchanged (7 pages)]

1. A power control circuit adapted for use by an electronic device comprising:
  - a clock generation circuit that supplies a scalable clock signal to the electronic device in response to a first signal;
  - a power supply circuit that provides a power supply signal having a scalable voltage to the electronic device in response to the second signal; and
  - a controller coupled to said clock generator circuit and said power supply circuit, said controller generates said first and second signal in response to an event in order to dynamically control power usage by the electronic device.
2. The power control circuit according to claim 32, wherein said thermal detection circuit includes
  - a temperature sensing device coupled to of the electronic device; and
  - thermal comparison logic coupled to said temperature sensing device and said controller, said thermal comparison logic receives a signal from said temperature sensing device, compares said signal to a requisite temperature level and transfers said signal into said third signal which, when asserted, indicates that the electronic device has exceeded said thermal band.
3. The power control circuit according to claim 1, wherein said controller includes a clock speed storage element and a core voltage storage element.
4. The power control circuit according to claim 1, wherein said clock generation circuit reduces an operating frequency of said scalable clock signal upon receiving said first signal.

AMENDED SHEET (ARTICLE 19)

5. The power control circuit according to claim 4, wherein said power supply circuit reduces said scalable voltage provided through said power supply signal after said operating frequency of said scalable clocking has been reduced and upon receiving of said second signal.

6. The power control circuit according to claim 1, wherein said controller further detects whether the electronic device is idle for at least a predetermined percentage of its run time and in response outputs said first and second signals to commence frequency and voltage scaling of the electronic device.

7. A power control circuit for an electronic device comprising:  
control means for detecting whether said electronic device is idle for a predetermined percentage of a run-time of said electronic device and for outputting a first and second signals to commence frequency and voltage scaling of the electronic device when said electronic device is idle for said predetermined percentage of said run-time;

clock means for scaling an operating frequency of a clock signal supplied to at least the electronic device;

power means for scaling a voltage supplied to the electronic device; and

control means for at least detecting whether the electronic device is idle for a predetermined percentage of a run-time of said electronic device and for outputting a plurality of control signals to commence dynamic frequency and voltage scaling of the electronic device when idle for at least said predetermined percentage of said run-time, said control means being coupled to said clock means and said power means.

8. The power control circuit according to claim 7, wherein said control means includes a clock speed storage element, a core voltage storage element and a halt cycle detect storage element.

9. The power control circuit according to claim 8, wherein said halt cycle detect storage element is a one-bit register.

10. The power control circuit according to claim 9, wherein said clock means reduces said operating frequency of said clock signal upon detecting said halt cycle detect storage element is set.

11. The power control circuit according to claim 7 further comprising thermal detection means for monitoring a temperature of the electronic device and for producing a signal when the electronic device has exceeded a thermal band.

12. The power control circuit according to claim 7, wherein said thermal detection means includes

sensing means for sensing said temperature of the electronic device; and

comparison means for receiving a temperature signal from said sensing means and for digitizing said temperature signal into said signal which, when asserted, indicates that the electronic device has exceeded said thermal band, said comparison means is coupled to said sensing means.

13. The power control circuit according to claim 12, wherein said clock means reduces said operating frequency of said clock signal supplied to the electronic device upon said thermal detection means, asserting said signal.

14. The power control circuit according to claim 13, wherein said power supply means reduces said voltage supplied to the electronic device after said operating frequency of said clock signal has been reduced.

15. A computer system comprising:  
a processor configured to process information;

a system controller configured to transfer said information between said processor and a system bus;  
said system bus configured to transfer said information to at least one peripheral device coupled to said system bus; and  
a power control circuit including  
a clock generation circuit that supplies a scalable clock signal to said processor in response to a first signal,  
a power supply circuit that provides a power supply signal having a scalable voltage to said processor device in response to the second signal, and  
a controller coupled to said clock generation circuit and said power supply circuit, said controller generates said first and second signal in response to an event in order to dynamically control power usage by said processor.

16. The computer system according to claim 35, wherein said thermal detection circuit of said power control circuit includes  
a temperature sensing device coupled to said processor; and  
thermal comparison logic coupled to said temperature sensing device and said controller, said thermal comparison logic receives a signal from said temperature sensing device, compares said signal to ascertain whether said processor has exceeded a thermal band, and transmits said third signal in an asserted state to indicate that said processor has exceeded said thermal band.

17. The computer system according to claim 15, wherein said controller of said power control circuit includes a clock speed storage element and a core voltage storage element.

18. The computer system according to claim 15, wherein said clock generation circuit reduces an operating frequency of a scalable clock signal upon receiving said first signal.

19. The power control circuit according to claim 18, wherein said power supply circuit reduces said scalable voltage provided through said power supply signal upon receiving said second signal.

20. The power control circuit according to claim 15, wherein said controller of said power control circuit further detects whether said processor is idle for at least a predetermined percentage of its run time and in response outputs said first and second signals to commence dynamic frequency and voltage scaling of said processor.

21. A computer system comprising  
processor means for processing information;  
bus means for transferring said information internally within  
the computer system;

system control means for transferring said information  
between said processor means and said bus means, said system  
control means is coupled to said processor means and said bus  
means; and

power control means for reducing power consumption by at  
least said processor, said power control means includes

control means for detecting whether said processor  
means is idle for a predetermined percentage of a run-time of  
said processor means and for outputting a first and second  
signals to commence frequency and voltage scaling of said  
processor means when said processor means is idle for said  
predetermined percentage of said run-time;

clock means for scaling an operating frequency of a  
clock signal supplied to at least said processor means;

power means for scaling a voltage provided to said  
processor means; and

control means for at least detecting whether the  
electronic device is idle for a predetermined percentage of a  
run-time of said electronic device and for outputting a  
plurality of control signals to commence frequency and

- 28 -

voltage scaling of the electronic device when idle for at least said predetermined percentage of said run-time, said control means being coupled to said clock means and said power means.

22. The computer system according to claim 21, wherein said control means of said power control means of said power control means includes a clock speed storage element, a core voltage storage element and a halt cycle detect storage element.

23. The computer system according to claim 22, wherein said halt cycle detect storage element is a one-bit register.

24. The computer system according to claim 23, wherein said clock means reduces said operating frequency of said clock signal upon detecting said halt cycle detect storage element is set.

25. The computer system according to claim 21, wherein said power control means further comprises thermal detection means for monitoring a temperature of said processor means and for producing a signal when said processor means has exceeded a thermal band.

26. The computer system according to claim 25, wherein said thermal detection means of said power control means includes  
sensing means for sensing said temperature of said processor means; and  
comparison means for receiving a temperature signal from said sensing means and for digitizing said temperature signal into said signal which, when asserted, indicates that said processor means has exceeded said thermal band, said comparison means is coupled to said sensing means.

27. The computer system according to claim 26, wherein said

clock means reduces operating frequency of said clock signal upon said thermal detection means asserting said signal.

28. The computer system according to claim 27, wherein said power supply means reduces said voltage supplied to said processor means after said operating frequency of said clock signal.




32. The power control circuit according to claim 1 further comprising a thermal detection circuit that monitors a temperature of the electronic device and outputs a third signal to said controller upon detecting said event.

33. The power control circuit according to claim 32, wherein said event detected by said thermal detection circuit includes a condition where the electronic device has exceeded a thermal band.

34. The computer system according to claim 15, wherein said power control circuit further comprises a thermal detection circuit that monitors a temperature of the electronic device and outputs a third signal to said controller upon detecting said event.

35. The computer system according to claim 34, wherein said event detected by said thermal detection circuit of said power control circuit includes a condition where the electronic device has exceeded a thermal band.








FIG. 3





FIG. 4

4/4

FIG. 5



# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US96/15485

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :G06F 15/177

US CL :364/707

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 364/707, 492; 395/750; 136/290, 293; 320/30, 43

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US, A, 5,254,992 (KEEN ET AL) 19 October 1993, col. 5, lines 63-66, col. 8, lines 65-68, col. 8, lines 31-32, col. 7, lines 50-53), col. 7, lines 53-56, col. 5, lines 63-65, col. 6, lines 32-35, col. 6, lines 26-27, col. 4, lines 44-50, col. 8, lines 21-23, col. 4, lines 31-35, col. 4, lines 28-36	1-14, 29, 30
Y		15-28, 31

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

<p>* Special categories of cited documents:</p>	
*A* document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*E* earlier document published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*O* document referring to an oral disclosure, use, exhibition or other means	*A* document member of the same patent family
*P* document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

20 NOVEMBER 1996

Date of mailing of the international search report

27 DEC 1996

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Authorized officer  
*Emanuel Todd Voeltz*  
Emanuel Todd Voeltz

Facsimile No. (703) 305-3230

Telephone No. (703) 305-9784